TSV Extrusion Morphology Classification Using Deep Convolutional Neural
  Networks by Reidy, Brendan et al.
TSV Extrusion Morphology Classification Using
Deep Convolutional Neural Networks
Brendan Reidy1, Golareh Jalilvand2,3, Tengfei Jiang2,3, Ramtin Zand1
1Department of Computer Science and Engineering, University of South Carolina, Columbia, SC 29208, USA
2Department of Materials Science and Engineering, University of Central Florida, Orlando, FL 32816, USA
3Advanced Materials Processing and Analysis Center, University of Central Florida, Orlando, FL 32816, USA
e-mail: bcreidy@email.sc.edu, g jalilvand@knights.ucf.edu, tengfei.jiang@ucf.edu, ramtin@cse.sc.edu
Abstract—In this paper, we utilize deep convolutional neural
networks (CNNs) to classify the morphology of through-silicon
via (TSV) extrusion in three dimensional (3D) integrated circuits
(ICs). TSV extrusion is a crucial reliability concern which can
deform and crack interconnect layers in 3D ICs and cause device
failures. Herein, the white light interferometry (WLI) technique is
used to obtain the surface profile of the extruded TSVs. We have
developed a program that uses raw data obtained from WLI
to create a TSV extrusion morphology dataset, including TSV
images with 54× 54 pixels that are labeled and categorized into
three morphology classes. Four CNN architectures with different
network complexities are implemented and trained for TSV ex-
trusion morphology classification application. Data augmentation
and dropout approaches are utilized to realize a balance between
overfitting and underfitting in the CNN models. Results obtained
show that the CNN model with optimized complexity, dropout,
and data augmentation can achieve a classification accuracy
comparable to that of a human expert.
Index Terms—3D Integrated Circuits, Convolutional Neural
Network (CNN), Data Augmentation, Deep Learning, Extrusion
Morphology, Through-Silicon Via (TSV).
I. INTRODUCTION
The semiconductor integrated circuit (IC) has profoundly
impacted the electronics technology by enabling increasingly
advanced products with enhanced performance and lower price
[1], [2]. The evolution in computing and device performance
driven by Moore’s law has been powered by technology
advancements such as the introduction of fin field-effect tran-
sistors (FinFET) and the implementation of copper (Cu)/low-
k dual damascene process to continue the down-scaling of
transistors. Nevertheless, basic materials and processing issues
have emerged in technologies beyond 14 nm node that chal-
lenge Moore’s Law [3]–[6]. Thus, diligent research is being
conducted on various options as potential solutions to those
challenges, including three-dimensional (3D) integration. 3D
integration represents a scheme in which two or more strata
of dies or devices are stacked and connected through vertical
interconnections, i.e. through-silicon vias (TSVs) [7], [8]. In
the commonly-used via-middle fabrication procedure of 3D
ICs, TSVs are fabricated before the back-end-of-line (BEOL)
structures through deep etching of via holes in the silicon (Si)
wafer and filling of the via holes with Cu [9]. An example of
a TSV-based 3D IC is displayed in Figure 1.
Fig. 1. 3D integration by TSVs. (a) Scanning electron microscope (SEM)
image of a hybrid memory cube (HMC) composed of a logic die at the
bottom and four DRAM dies stacked on top. (b) An SEM cross-sectional
image of the HMC revealing that the stacked dynamic random-access memory
(DRAM) layers are connected by vertical interconnections known as TSVs.
(c) A higher magnification image of a single TSV in a stacked die. (d) An
optical microscope cross-sectional image of the entire HMC [10].
TSV-based 3D ICs offer distinct advantages including
higher power efficiency, better performance, smaller form fac-
tor, and wider bandwidth, while also enabling heterogeneous
integration [11]–[14]. Nevertheless, during their fabrication,
testing, and operation, TSVs are exposed to multiple thermal
cycles, which generates considerable thermal stresses in and
around the TSVs since the difference in the coefficient of
thermal expansion (CTE) between Cu (αCu=17ppm/◦C) and
Si (αSi=2.3ppm/◦C) is very large [15]–[17]. The thermal stress
in TSVs gives rise to multiple thermo-mechanical reliability
issues in the 3D ICs, including ”via extrusion”. Via extrusion,
also known as ”via protrusion”, ”Cu pumping” or ”Cu bump”,
is the non-recoverable plastic deformation near the top of the
via, which results in the formation of Cu bumps on the top
surface of the via after thermal processing. Via extrusion is a
crucial reliability concern for 3D ICs as the protrusion of Cu
vias in the axial direction can deform and crack the BEOL
interconnect layers to cause device failure [18]. Moreover,
recent studies reveal that the height of via extrusion exhibits
a statistical variation [19], [20]. The statistical nature of via
extrusion is critical, as the actual reliability of a 3D IC that
may contain hundreds of thousands of TSVs will be dictated
by the weakest link, i.e. the 0.1% of TSVs with the highest
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extrusion heights [21].
The variation of via extrusion can be traced to the different
deformation mechanisms within the vias. Dependent upon
the combined stress and microstructure states in a via, one
or more mechanisms may dominate to produce extrusion of
varied magnitudes [20], [22]. Statistical variation has also been
observed in the morphology of via extrusion, suggesting a
correlation between the extrusion mechanism and morphology
[23], [24]. Therefore, statistical study of the via extrusion
morphology will provide insight on the extrusion mechanism
in a large number of Cu TSVs, which is key to the develop-
ment of practical solutions for the important reliability issue
of via extrusion. However, studying the extrusion morphology
of a large population of TSVs using conventional methods
is extremely time consuming, has low throughput, and is
prone to human errors. Thus, in this work, we will leverage
deep learning paradigms to recognize the TSV extrusion
morphology patterns and categorize them in different classes.
The deep learning approaches investigated herein enable fast
and accurate analyses of a large number of vias, which can
reveal the statistical variation of extrusion morphology to help
elucidate the extrusion mechanisms in TSV-based 3D ICs.
II. EXPERIMENTAL SETUP
The TSVs used in this study are blind vias fabricated by
a standard via-middle process [9] in a 750µm thick (001)
Si wafer. The via dimension is 5.5µm (diameter) × 50µm
(height), as illustrated in Fig. 2. Annealing was carried out at
400◦C for one hour in a forming gas (Ar-4%H2) atmosphere
to induce extrusion. After annealing, 150nm thick conformal
aluminum film was deposited on the surface of the vias to
enhance the surface reflectivity. Next, the surface morphology
of over 2000 vias was measured by the white light interfer-
ometry (WLI) technique. The observed extrusion morphology
could be categorized into three classes, as described in the
following:
• Granular morphology: The extrusion occurred both in the
interior and at the peripheral of the via with comparable
surface undulation.
Fig. 2. Top and cross-sectional views of the blind via structure.
Fig. 3. (a) WLI surface profile and the height profile along A1 − A2 in a
Granular via. (b) WLI surface profile and the height profile along B1 − B2
in an Edge-Ring via. (c) WLI surface profile and the height profile along
C1 − C2 in an Edge-Bulge via.
• Edge-Ring morphology: The majority of extrusion oc-
curred at the via peripheral resulting in a mostly con-
tinuous ring shape bump in the via.
• Edge-Bulge morphology: The majority of extrusion oc-
curred at the via peripheral in the form of discrete bumps.
Representative WLI images for the granular, edge-ring, and
edge-bulge morphologies are shown in Fig. 3(a), (b), and (c),
respectively.
III. TSV EXTRUSION MORPHOLOGY DATASET
A. Creating the Dataset
Figure 4 shows the process of creating the TSV extrusion
morphology dataset. As described in previous section, WLI
method is used to measure the surface profile of the TSVs.
The raw data of the measurement results, stored in a .dat file,
is converted to unfiltered raw images (.png) using Gwyddion
[25] that is a modular program for scanning probe microscopy
data visualization and analysis. An example of the raw images
is shown in Fig. 5 (a). To crop the raw images with multiple
TSVs into individual images of TSVs, we developed a program
called Via Batch Cropper. As shown in Fig. 5 (b), the program
uses a grid to separate TSV images, which can be fine-tuned
by user to ensure each via belongs to its own cell. Since the
raw images normally have a constant background color, the
program can find the bounding box for each individual TSV
by detecting a change in average gray-scale value over the
image starting from the top left, or bottom left corner of the
raw image. The program allows user to check if each image
has been cropped properly using the image preview slider. If
the images are not cropped properly, the user can fine-tune the
Fig. 4. The process of creating the TSV extrusion morphology dataset.
Fig. 5. (a) an unfiltered top-view image of TSVs obtained using WLI method
and Gwyddion program. (b) a snapshot of the developed Vias Batch Cropper
program used to create individual TSV images with 54× 54 pixels from the
image shown in part (a).
cropping through the knobs provided in the program that can
be seen on the right side of the Fig. 5 (b).
Herein, we used the Via Batch Cropper program to generate
over 2,000 individual images of TSVs which are fit into the
center of a 54×54 pixel bounding box. Next, the images were
sent to human experts to be annotated and manually classified
into the three TSV extrusion morphology classes defined in
Section II. To calibrate the dataset and increase our confidence
to the accuracy of labeled data, we involved multiple experts in
the dataset labeling process, and repeated the process multiple
times in a period of three months.
B. Need for Data Augmentation
Data augmentation plays a critical role in our work to
alleviate possible over-fitting challenges which can be induced
due to insufficient training data samples. As mentioned in
previous sections, the TSV extrusion data acquisition process
can be very time-consuming. For instance, approximately 700
person-hours were spent for data acquisition of the 2000 vias
analyzed in this paper. Another challenge limiting the size of
the dataset is the unbalanced distribution of the data samples
across the TSV extrusion morphology classes. For example,
from the 2,000 vias analyzed herein, roughly 1,200 of them
belong to the granular class, while edge bulge and edge
ring classes each include approximately 400 data samples.
This means we could only use ∼400 of granular images to
keep the balance between all three classes. Thus, the dataset
includes a total of 1203 images with 201 and 1,002 images
used for test and train phases, respectively. Authors hope that
dissemination of the open-source programs developed in this
work facilitates collaborations among researchers working in
this field to enhance the size of the created TSV extrusion
morphology dataset in the near future.
Herein, we used two geometric data augmentation tech-
niques: rotation and flipping. TSV extrusion images can be
rotated clockwise or counterclockwise between 1◦ and 359◦
without any changes in their labels. In addition to the rotation,
we can use vertical and horizontal axis flipping techniques
to further augment the size of our dataset. However, data
augmentation methods such as cropping, shearing, and noise
injection [26] cannot be used to enhance the size of the
TSV extrusion morphology dataset because they are not label-
preserving transformations in our application. It is worth
noting that the data acquisition using the WLI method is
conducted in an ISO6 cleanroom and on vibration-isolating ta-
bles to avoid environment-induced noises during measurement.
Thus, injecting noise to the images violates the precautions
taken during the data acquisition process.
IV. CNN ARCHITECTURES
Herein, we leverage four different CNN architectures for
TSV extrusion morphology classification application, as shown
in Fig. 6 and described below:
A. LeNet-5 [27]
The LeNet-5 architecture [27], shown in Fig. 6 (a), includes
three convolution layers and two fully-connected layers. The
first, second, and third convolution layers have 6, 16, and
120 kernels of size 5 × 5, respectively. The first and second
convolution layers are followed by a non-overlapping average
pooling layer with a filter size of 2× 2 and strides of 2. The
convolution layers are followed by two fully-connected (FC)
layers with 84 and 3 neurons, respectively. The network uses
tanh activation function in all the convolution layers and the
first FC layer, while the output layer uses a softmax classifier.
Fig. 6. CNNs used for TSV extrusion morphology classification: (a) LeNet-5 [27], (b) AlexNet-inspired LeNet, (c) AlexNet [28], (d) VGG-inspired AlexNet.
B. AlexNet-inspired LeNet
Here, we propose the AlexNet-inspired LeNet architecture,
shown in Fig. 6 (b), which has a structure similar to LeNet-5
[27], while embracing some important features from AlexNet
[28] CNN model. In particular, AlexNet-inspired LeNet archi-
tecture has the same number of convolution layers and kernels
as LeNet-5 but all the convolution layers are followed by
batch normalization and max-pooling layers instead of average
pooling. Moreover, the FC layers have a 512×64×3 topology
with a dropout for the first and second layers. Finally, the
ReLU activation function is utilized in all the convolution and
fully connected layers instead of tanh except for the output
layer which still uses a softmax classifier.
C. AlexNet [28]
The AlexNet CNN architecture [28], shown in Fig. 6 (c),
includes five convolution layers and three fully-connected
layers. The first convolutional layer filters the 54 × 54 input
TSV image with 96 kernels of size 11 × 11 with a stride of
4 pixels. The second convolutional layer includes 256 kernels
of size 5 × 5 with a stride of 1 pixel. The first and second
convolution layers are followed by batch normalization and
overlapping max-pooling layers with a filter size of 3× 3 and
strides of 2. The third, fourth, and fifth convolution layers have
384, 384, and 256 kernels of size 3×3, respectively. The fifth
convolution layer is connected to a max-pooling layer with a
filter size of 3 × 3 and a stride of 2. The convolution layers
are followed by fully connected layers with 1024× 1024× 3
topology. Dropout is used in the first two fully-connected
layers. The network uses ReLU activation function in all the
convolution and fully connected layers except the output layer
which uses a softmax classifier.
D. VGG-inspired AlexNet
Here, we propose VGG-inspired AlexNet architecture which
leverages some of the features used in VGG-16 CNN model
[29] in an AlexNet architecture, as shown in Fig. 6 (d). In
particular, we used very small convolution kernels of size 3×3,
non-overlapping max pooling with the filter size of 2×2, and
a stride of 2, and four FC layers with a 1024× 256× 64× 3
topology. Using the above CNN model each 54 × 54 input
image is converted to 256 feature maps of size 3 × 3 before
being flattened and fed to the FC layers. It is worth noting
that the proposed CNN architecture does not require padding
in any of its layers.
V. RESULTS AND DISCUSSION
Herein, we use TensorFlow [30] platform and Keras library
[31] to implement and optimize different CNN models for
TSV extrusion morphology classification application, as de-
scribed in the following:
A. CNN Model Optimization to Avoid Overfitting/Underfitting
A machine learning model suffers from the underfitting
problem when it cannot capture the underlying trend of data,
which is normally caused when there are not sufficient training
samples available. On the other hand, overfitting deficiency
occurs when a model learns the noise and random fluctuations
in the training data that cannot be generalized to new data. This
negatively impacts the generalization ability of the model and
consequently hurts its accuracy on new data.
Some of the parameters that can be optimized to achieve
a balance between underfitting and overfitting are: network
complexity, data augmentation [26], and dropout [32]. Herein,
to find the optimized CNN model for our targeted applica-
tion, we conducted a comprehensive experiment on the CNN
models introduced in the previous section, each of which
has a different network complexity. First, five different-sized
augmented train datasets were developed using the rotating
and flipping data augmentation methods, as listed in Table I.
Next, each of the four CNN models is trained for 200 epochs
using various augmented datasets with dropout values ranging
from 0 to 0.5. Figure 7 shows the maximum accuracy realized
by various CNN architectures using different augmentation
Fig. 7. A comparison among maximum classification accuracy values realized
by four CNN models investigated herein using various data augmentation
types and dropout values.
TABLE I
VARIOUS DATA AUGMENTATION TYPES USED IN THIS WORK.
Type Rotation Degree◦ Flipping Train Dataset Size
0 0 NO 1004
1 0 YES 3012
2 90,180,270 NO 4016
3 90,180,270 YES 6024
4 45,90,135,180,225,270,315 NO 8032
5 45,90,135,180,225,270,315 YES 10040
TABLE II
MAXIMUM CLASSIFICATION ACCURACY ACHIEVED BY STUDIED CNN
MODELS AND THEIR CORRESPONDING HYPERPARAMETERS.
CNN Model Data AugmentationType Dropout
Maximum
Accuracy
LeNet-5 [27] 4 NA* 81.6%
AlexNet inspired LeNet 3 0.3 83.6%
AlexNet [28] 2 0.4 85.1%
VGG-inspired AlexNet 4 0.2 86.1%
* LeNet-5 [27] model does not include dropout (refer to Fig. 6 (a)).
types and dropout values. The results obtained show that the
proposed VGG-inspired AlexNet architecture can achieve the
best classification accuracy of 86.1% using Type-4 data aug-
mentation and dropout value of 0.2. Table II lists the maximum
accuracy values achieved by each CNN architecture and their
corresponding hyperparameters. It is worth noting that we also
performed experiments with dropout values ranging from 0.6
to 0.9, as well as larger-sized augmented datasets, however,
we could not obtain accuracies higher than those achieved
and shown in Figure 7.
B. Per-class Accuracy
Here, we investigate the per-class accuracy for each of the
four CNN architectures introduced in the previous section.
Table III lists the per-class accuracy values for the optimized
CNN models listed in Table II. Moreover, Fig. 8 shows the
per-class and total accuracy of the optimized CNN models
in 200 training epochs. In particular, Fig. 8 (a), (c), (e),
TABLE III
PER-CLASS ACCURACY FOR THE OPTIMIZED CNN MODELS.
CNN Model EdgeBulge Granular
Edge
Ring Total
LeNet-5 [27] 80.1% 76.1% 88.1% 81.6%
AlexNet inspired LeNet 88.1% 77.6% 85.1% 83.6%
AlexNet [28] 76.1% 86.6% 92.5% 85.1%
VGG-inspired AlexNet 82.1% 88.1% 88.1% 86.1%
Fig. 8. Per-class accuracy for four optimized CNN models investigated
herein. (a), (c), (e), and (g) comparison between the edge bulge and edge
ring classification accuracy. (b), (d), (f), and (h) comparison between granular
class and total dataset accuracy.
and (g) exhibit a comparison between edge bulge and edge
ring classification accuracy, while Fig. 8 (b), (d), (f), and (h)
provide a comparison between granular class accuracy and
total accuracy for various CNN models studied herein. The
results obtained exhibit an inverse relationship between the
edge bulge and edge ring class accuracies. It means that in
most of the epochs that the accuracy of edge bulge class peaks,
the edge ring class’s accuracy drops, and vice versa. Moreover,
as shown in Fig. 8 and listed in Table III, the proposed VGG-
inspired AlexNet model shows the best accuracy in classifying
images that belong to granular morphology, while the edge
bulge and edge ring class accuracies are relatively comparable
among the four studied CNN models.
C. Discussion
In addition to the current limitations in the size of the
dataset, another challenge constraining the accuracy of TSV
extrusion morphology classification is the data complexity.
In other words, occasionally it is not possible to categorize
some of the TSV samples to only one class. Here, we have
conducted an experiment to better recognize this challenge.
After months of dataset labeling calibration, we asked a human
expert to manually-classify the same test images used for
evaluating the four CNN models described in the previous
sections. The results showed an 89.1% accuracy for the
expert which is comparable to the 86.1% maximum accuracy
achieved by the optimized VGG-inspired AlexNet model. This
mainly occurs due to the fact that some data samples belong
to two or in some cases all three morphology classes. This
is also verified in laboratory experiments, based on which
more than one mechanism could be involved in TSV extru-
sion leading to more than one extrusion morphology being
observed simultaneously. Table IV shows four examples of
TSV extrusion images which can belong to more than one
morphology classes. For instance, while sample (d), shown
in the last row of the table, was originally labeled as an
edge bulge morphology, edge ring and granular morphologies
can also be selected as second and third morphology choices,
respectively, implying that more than one mechanisms were
involved in the TSV extrusion.
One possible solution to address the data complexity chal-
lenge is modifying the labeling process and assigning the
controversial images to multiple classes with various degrees
of confidence. However, in that case, a CNN model would
require greater number of data samples and larger train dataset
to learn these complex associations. Authors hope that pub-
lishing the outcome of this work and releasing the open-
source programs developed herein to build the TSV extrusion
morphology dataset encourage the researchers working in the
field to contribute to the pool of data, which can enable several
possibilities for the future work. The dataset, programs, and
codes developed in this project are available for the research
community in the project’s GitHub repository1.
1https://github.com/iCAS-Lab/Deep-Morphology
TABLE IV
EXAMPLES OF TSV EXTRUSION IMAGES, THE MORPHOLOGY OF WHICH
CAN BELONG TO MORE THAN A SINGLE CLASS.
Sample Image Originally-Labeled Class Possible Classes
(a) Granular 1. Edge Ring2. Granular
(b) Edge Ring 1. Edge Ring2. Edge Bulge
(c) Edge Bulge 1. Edge Bulge2. Edge Ring
(d) Edge Bulge
1. Edge Bulge
2. Edge Ring
3. Granular
VI. CONCLUSION
TSV extrusion is a major reliability concern in 3D ICs,
which can deform the adjacent interconnect layers and result
in device failure. Recognizing the morphologies of TSV extru-
sion is an important step in addressing this crucial reliability
concern. In this paper, we leveraged deep learning paradigms
to classify TSV extrusion morphologies into three different
classes based on the TSV surface profile images obtained
experimentally by the WLI method.
First, we built a framework to create a TSV extrusion
morphology dataset from the raw data obtained from WLI
measurement. Next, four CNN models with different network
complexities were utilized for the classification task. The
CNN architectures included the well-known LeNet-5 [27] and
AlexNet [28], as well as two other CNN models proposed
herein, called AlexNet-inspired LeNet and VGG-inspired
AlexNet. We used data augmentation and dropout approaches
to realize a balance between overfitting and underfitting in the
CNN models. The results showed that the optimized VGG-
inspired AlexNet model can achieve the highest classification
accuracy of 86.1% among the CNN models studied herein,
which is comparable to the 89.1% achieved by a human expert.
Finally, the relatively high classification error of the human
expert encouraged us to conduct further experiments and anal-
yses regarding the nature of the TSV extrusion morphologies.
As discussed in the last section of the paper, it was verified
that in 5%-10% of the TSV samples more than one extrusion
mechanism is involved, which led to the appearance of more
than one morphology in the TSV images. This resulted in a
reduction in the top-1 classification accuracy for both human
experts and CNN models. This can be possibly alleviated by
modifying the data labeling process and allowing the CNN
models to report the appearance probability of each morphol-
ogy. However, this would demand a larger dataset, which is
one of the major objectives of publishing the outcome of this
work. All the programs and codes developed in this project
are available for the research community to contribute to the
dataset, which can provide several interesting possibilities for
future work.
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